The growth in high-performance computing and AI in advanced chip architectures is creating issues when it comes to intra-chip data management, especially as they migrate to chiplet-based topologies. Addressing this chip-level issue, Avicena announced its scalable LightBundle chiplet interconnect solution, offering ultra-high density die-to-die connections with a multi-Tbps/mm shoreline bandwidth density at sub-pJ/bit energy efficiency. In this podcast we talk to Bardia Pezeshki, Founder and CEO of Avicena, about the issues of intra-chip data management and his company’s solution.
Fler avsnitt av Inside Electronics
Visa alla avsnitt av Inside ElectronicsInside Electronics med Endeavor Business Media finns tillgänglig på flera plattformar. Informationen på denna sida kommer från offentliga podd-flöden.
